these problems.
Introduction
The primary failure mechanism of CMOS devices in an ionizing radiation environment is a threshold voltage shift of both the p-channel and the n-channel devices due to a buildup of radiation-created fixed charge in the silicon dioxide and the creation of surface states at the silicon-silicon dioxide interface. The radiation-induced threshold shifts have previously been shown to be strong functions of the gate oxide thickness ' and the gate bias applied during irradiation,2 as well as the device processing techniques. 2, 3 A problem related to the bias and oxide thickness dependent threshold shifts is excessive leakage in the n-channel transistors of improperly or nonguardbanded CMOS devices. This excessive leakage is due to inversion of the p-well in the field oxide region underneath the gate metal inside the guardbanded region. This leakage begins to occur at relatively low radiation doses, and can seriously degrade the performance of an otherwise hardened CMOS device. It should be emphasized that there is a significant difference in the purposes of guardbanding for conventional use as opposed to use in an ionizing radiation environment. Conventional guardbanding techniques for CMOS devices guard against leakage between adjacent devices.' However, in an ionizing radiation environment, it is also necessary to protect against leakage from source to drain in the n-channel devices.
The purposes of this paper are (1) 
Discussion
In an ionizing radiation environment, holes generated within the oxide can become trapped and cause a shift in the flatband voltage which is given by:'
where p(x) is the trapped hole distribution; p(x) is also a function of the applied gate bias during irradiation. If the areal density of traps in the oxide is proportional to the oxide thickness t, then integration of equation (1) yields:
If it is assumed that the trap distribution does not depend upon the oxidethickness, t, but is a constant as has been observed, equation 1 will predict a t' dependence.
Other workers''5'6 have shown thickness dependences for the flatband voltage shift which range from t2 to t3. Recent studies indicate that the t3 relationship does not hold for thick field oxides because of the electric field dependence of p(x) in Equation 1.7 However, even a linear dependence of the threshold shift on thickness will typically result in almost an order of magnitude greater threshold shift in the field oxide region than in the thin gate oxide region. Furthermore, the field oxide is a less controlled oxide than the gate oxide, and is usually subject to considerable high-temperature processing. The latter treatment also leads to reduced radiation hardness2. Therefore, the field oxide region is much "softer" in an ionizing radiation environment than the gate oxide region.
Experimental Technique
Standard 4000 series CMOS devices from several manufacturers were irradiated in the Sandia Co6l
Gamma Irradiation Facility (GIF) to doses up to 1 x 106 rads (Si). The pre-irradiation and postirradiation inverter transfer characteristics for each of the devices were measured by ramping the input and plotting the output voltage (V ) and the square root of the power supply current out (IDD) as a function of the input voltage. To investigate the effects of gate bias on the post-irradiation transfer characteristics, several different input bias conditions were applied during irradiation. For 4011-type quad-two-input NOR gates, the bias configuration shown in Fig. 1 was used. Typical pre-and post-irradiation characteristics of these devices are discussed below.
Experimental Results
The transfer characteristics shown in Fig. 2 typify the behavior observed in improperly guardbanded CMOS inverter circuits irradiated under the worst case bias conditions (+1OV bias on all inputs). Note the dramatic increase in the n-channel leakage current at 
The influence of the gate bias on the N-channel leakage of these devices is shown in Figure 3 . Here the N-channel leakage current is presented as a function of gamma dose for the four different input bias conditions shown in Fig. 1 We have observed that many CMOS device types exhibit the excessive post-irradiation N-channel leakage described above even though the gate oxide threshold shift is much less than that required for inversion in the channel region. This leakage is caused by a parasitic transistor inside the guardbanded region which is in parallel with the normal transistor and which has field oxide for its "gate" region. During irradiation with gate bias, the p-well underneath the gate metal and field oxide inverts, resulting in a leakage path in parallel with the normal N-channel transistor. Figure 4a shows where this leakage path occurs on a typical N-channel device. The source-to-drain leakage path is shown by the arrow around the normal channel.
The solution to this problem in radiationhardening CMOS devices involves techniques for preventing the parasitic device (Figure 4a) Experimental results on devices which utilize this technique have shown it to be an effective solution to the problem. Figure 5 shows typical transfer characteristics for a device in which this corrective action has been taken. This figure shows characteristics for both the pre-irradiation condition and after a dose of 1 x 106 rads (Si). While the expected threshold shift has occurred, note that the leakage current has remained neglibly small. These data are for the same device type and manufacturer as those shown in Figure 2 . The only difference in fabrication was the modification of the gate oxide AIDD(n-chan)* It should be noted that it is unnecessary to guardband the P-channel device from a radiation standpoint, since under the normal P-channel gate bias conditions the radiation-induced threshold shift will tend to turn the parasitic device (leakage path) off.
it is impossible to maintain a hardened oxide between the interconnecting metal and the silicon surface until the metal is outside of the source-drain region. A field shield may still be used to prevent leakage between adjacent devices, however. The selfaligned guardband structure described by Dingwall9 does not have this limitation since the gate is butted line-to-line with the diffused or ion-implanted guardband.
Another approach to preventing leakage from source to drain is the closed-gate structure as used in the RCA C2L process. The closed-gate structure Guardbanding of Silicon Gate CMOS Silicon gate CMOS devices present special problems in guardbanding for radiation hardness since the processing sequence usually requires that the poly-silicon gate be deposited before the source-drain diffusions are done in order to take advantage of the self-aligning feature of silicon gate technology. Therefore, in order to obtain proper guardbanding of silicon gate on bulk silicon devices with conventional gate design, it is necessary to introduce at least one additional photoresist step and an additional diffusion or ion-implantation8 step to guardband the devices before the gate is deposited. This increased processing complexity is not only inconvenient but may have deleterious effects on device yield and performance as well. 
Concl usions
A significant failure mechanism of CMOS devices in an ionizing radiation environment has been defined, and an effective solution described. The failure mechanism is excessive post-irradiation drain-to-source leakage due to inversion of the p-well underneath gate metal inside the guardbanded region. 
